Recent results indicate that functional test pattern generation (TPG) techniques may provide better defect coverages than do traditional logic-level techniques. Functional TPG algorithms utilize a functional description of a circuit. Multilevel TPG algorithms attempt to realize the advantages of both approaches through fault translation. In such systems, gate-level faults are translated to functional faults and TPG is performed at the functional level. We develop and present new techniques for fast ecient fault translation from the logic to the functional level. These techniques are implemented in a m ulti-level sequential circuit test generation system. Performance results for benchmark circuits are presented.
I Introduction
Test sets are usually graded by the stuck-at fault coverage they provide. In product manufacture, it is the defect coverage that is of importance. Recent research indicates that for sequential circuits a high stuck-at fault coverage may not guarantee a high defect coverage [1, 2 ] . A test set which exercises the functionality of the circuit under test (CUT), or a mixed approach m a y provide a higher defect coverage than a purely stuck-at fault oriented test set [1] . This may be because functional test sequences expose defects not modeled by conventional fault models [1] . Hence, functional TPG is of practical interest. Functional TPG is based on a high level description of the CUT [2] - [6] . With an y test set, gate-level fault simulation is still required to verify the coverage provided by, and to reduce the size of, functional test sets. One technique to both guarantee a high stuck-at coverage and retain the advantages of functional TPG, is test generation based on fault translation [3, 4] . That is, gate level faults are translated to functional faults and a functional TPG algorithm used to generate test sets. W e concentrate on fault translation techniques for sequential circuits. However, the techniques developed may be extended to other applications as well.
The main contribution of the paper is the development of new ecient techniques to translate stuck-at faults to functional faults. W e also discuss results in the area of sequential circuit fault simulation.
II Fault translation
The functionality of a sequential circuit is represented by a nite state machine (FSM). FSMs are described using state transition tables (STTs). A transition T is a 4-tuple, < I ; S s ; S d ; O> , where, I and O are the input and output vectors, and S s and S d are the source and This research w as supported in part by the University of Minnesota Graduate School y Now with Tricord Systems Inc, Plymouth, MN destination states. T is said to be incompletely specied if not all the bits in I are specied. T is said to be partially specied if not all the bits in O and/or S d are specied. To translate a stuck-at fault to the functional level, all the transitions in the STT corrupted by the fault have to be identied. A stuck-at k fault, kf0;1g,f in an STT with incompletely specied transitions, is translated as follows [3, 4] . Each transition T i is logic simulated in two phases with the faulty circuit. First, the circuit is simulated to the site of the fault. The logic value at the site of f may b e k , unknown, or k. The second phase of the simulation is executed only in the third case. After the second phase, if T i is not corrupted by f and all of output and next state values in the faulty circuit are fully specied, T i can be discarded. If, due to the fault f, some of the outputs and/or next state values in the faulty circuit are unknown, then an unspecied input in T i has to be specied to set those values. As each input can be set in two w a ys, this results in two new transitions to be simulated. W e extend this method to partially specied transitions.
A Partially Specied T r ansitions
Consider the two-phase simulation of a partially specied transition T p with a stuck a t k fault f, kf0;1g. A s before, after phase 1, f is inserted only if the logic value at the site of the fault contradicts k. H o w ever, the results of the simulation are interpreted dierently. After the second phase, if the logic value at the site of f is: (1) k, T p can be discarded, (2) k and f corrupts T p , then T p is marked, (3) k and some outputs of the faulty or faultfree circuits are unknown or (4) x, and some outputs in the good circuit are unspecied, then an additional input will have to be set and the two new transitions derived from T p simulated. Note that, often they will have t o b e simulated on both the good and the faulty circuits.
The process of simulating all the transitions in the STT will be referred to as a \pass." Two-phase translation contains redundant computation in each pass. If the logic value at the site of the fault does not contradict the stuck-at value, then all the simulation eort in phase 1 is redundant. In phase 2, signal values in the faulty circuit may become identical to those in the fault-free circuit only a few gate levels beyond the site of the fault. All work beyond this point is redundant. To improve eciency redundant computation will have to be eliminated. Further, only two bits are required to adequately represent the signal values on every line in three-valued logic simulation. However, integer words are used in the logic simulator to represent the signal values on every line. Parallel pattern evaluation, using each bit position in the data word to simulate a dierent transition, can signi- Multiple-valued logic simulation can reduce unpacking costs. In ve-valued simulation, the possible logic values on a wire are f0; 1; D ; D ; X g . Readers are referred to [7] for more details on ve-valued logic. For each signal line j, three data words D j , U j , and S j are used to store the signal values. When using parallel pattern evaluation, S j (i) represents the signal value on line j for transition T(i). D j (i) = 1 if the signal values in the fault-free and faulty circuits dier. That is, if the signal value is D or D. With parallel pattern evaluation, the word D j on line j is non-zero only if the faulty circuit has signal values dierent from those in the good circuit for at least one of the transitions. The value in the faulty circuit is D j (i) S j (i). U j (i) = 1 i f t h e v alue of line j in either the fault-free or faulty circuit is x. Thus, for a given transition both the good and faulty circuits can be simultaneously simulated. This is benecial when the STT contains partially specied transitions.
If a fault f corrupts a transition T then: (1) A D or a D is introduced at the site of the fault and (2) The D or D is propagated to the outputs of the circuit. In a sequential circuit, the outputs consist of both the primary outputs of the CUT as well as the next state lines. To minimize the extra computation associated with using three data words for each signal value, two separate gate evaluation routines are used. When none of the inputs to a gate have a D or a D, the simpler evaluation technique corresponding to three-valued logic is used. Extra computation due to ve-valued logic is minimized by limiting the use of the complex evaluation routine to the signal path from the fault site to the outputs. To examine if one of the transitions simulated is corrupted, the D words for all the output and next state lines are ORed (a bit-parallel operation). The resulting word need be unpacked to identify the corrupted transitions only if it is a non-zero integer. Since only a few transitions are corrupted by a particular fault, this reduces the need to unpack data words signicantly. A similar technique can be used to examine U data words.
C Early Abort Translation
In the second phase of the simulation process, gates continue to be evaluated though all activity in the good and faulty circuits is identical. With ve-valued simulation, such redundant computation can be eliminated. Consider the circuit in Figure 1 . Let lines d and e be present state lines. Let the simulated transition be T =< abc; de >=< 101; 10 > and the target fault be f = b sa1. Clearly, f is excited by T. The D introduced is also propagated across gate G1 by the value on line a. However, the D does not propagate beyond the second level of gates. Any further gate evaluations are redundant as the transition is guaranteed to be uncorrupted.
In general, this redundant computation can be avoided by identifying a circuit level D MAX beyond which D's and D's disappear. Given a gate G, let L F (G) be maximum Let the gate associated with the fault be G f . Initially, at least phase 1 has to be executed. Thus, at the start of simulation D MAX is set to the level of gate G f . A t gate G f , if the fault is not excited, the simulation can be stopped. Else, its eects(D's or D's) will propagate to all the gates on the fanout of G f . D MAX is now set to L F (G f ). In general, if a gate G produces either a D or a D on its output, and L F (G) is higher than the current value of D MAX , then D MAX is reset to L F (G). During simulation, gates are visited in ascending order of their levels. Once the evaluation proceeds beyond level D MAX , the simulation can be halted as all dierences between the faulty and fault-free circuits have disappeared. For the example circuit, the initial value of D MAX is 1. Once the faulty gate is evaluated D MAX is set to 2. Since the fault is not propagated, Since D MAX remains at 2 even after all level 2 gates are evaluated, the level 3 gate need not be evaluated. Thus, simulation can be halted almost as soon as dierences disappear. With parallel pattern evaluation, the simulation aborts only when the activities for all transitions become identical to that in the good circuit.
D Gate-based T r anslation Usually, o n e a c h pass only one fault is targeted for translation. If the logic value at the site of the fault does not contradict the stuck-at value the the rst phase is wasted. The property of fault exclusion can be used to minimize this waste. Consider a three-input AND gate. Let the inputs be a, b and c and the output be z. The distinct non-equivalent faults associated with the gate are a sa1, b sa1, c sa1, z sa0 and z sa1. Consider the faults a sa1 and b sa1. They can never both corrupt the same transition. They are exclusive faults. For any completely specied transition T c , only one out of the set of faults S e = fa sa1, b sa1, c sa1, z sa0g can potentially corrupt T c . If no fault in S e is excited by T c , only the fault z sa1 will corrupt T c . If the transition is incompletely or partially specied, the output of the gate may not be specied and no fault will corrupt it. Sets of exclusive faults for common gate types are shown in Table I .
This feature can be used as follows. Instead of a single fault, on each pass all the (remaining undetected) faults associated with a single gate G t are targeted for translation. For each transition, the values on the inputs to gate G t are examined and the appropriate fault from the set S e of exclusive faults is inserted. If no fault from S e can be inserted and the gate output is specied, an output fault of appropriate polarity is inserted. Gate-at-a-pass translation can also be combined with parallel pattern evaluation. As shown below, faults can be inserted without unpacking the data words at the fault site. The combination of parallel-pattern evaluation and gate-based fault translation leads to a unique feature. Now, the transitions in the set of W patterns may actually be t r anslating dierent faults. (1000 + 0000 + 0000) = 0110. T(3) is the only transition for which a sa1 should be inserted. Correspondingly, only that bit position in S a has been ipped to indicate the insertion. Thus, the data words at the input to the target gate need not be unpacked for fault insertion. Using a similar technique, the fault b sa1 can be inserted for T (2) . No fault is inserted for T(1) since the gate output is unspecied. No fault is inserted for T(4) since z sa1 has already been detected. Though only two faults have been inserted for two v ectors, all the undetected faults have been simulated explicitly or implicitly with transitions T(1) through T(4).
This implies that on each pass of the STT, a gate rather than a single fault should be targeted for translation. Gate based translation would work as follows. The rst time a gate G in the circuit is targeted for fault translation, the simulation of transitions starts at the rst transition in the STT. Faults are inserted at the faulty gate using a bit-parallel comparison process. Suppose that a fault f on gate G corrupts an transition T 0 and that a test sequence to detect f is successfully generated. Then, when the translation process resumes, and if there are still undetected faults on gate G, the simulation can begin at the successor to T 0 . All the transitions up to T 0 have already been simulated, implicitly if not explicitly, with the remaining undetected faults on G. Hence, unlike the translation process in [3, 4 ] a signicant amount of redundant computation is avoided.
III Implementation
The techniques in Section II have been implemented in multi-level TPG system. The system works as follows. Given a target gate, a stuck-at fault on the gate is translated to a transition fault. A functional TPG algorithm, which exercises only the specied functionality of the CUT is then used. A gate-level fault simulator is used to verify if other faults are detected by the same sequence. As do other TPG algorithms [8] , we assume a reset state exists. Since STT descriptions were not available for benchmar circuits, they were extracted. In many circuits it was only feasible to partially enumerate transitions in the STT. A PODEM-based procedure [9] w as used to extract the STT.
A Functional Test Generation
Given a stuck-at fault f, our technique is to identify a single component of the single or multiple transition fault created by f. The component fault is targeted for TPG using the algorithm, based on the faullt-free STT, in [2] . We h a v e found that this strategy almost always succeeds. Given a stuck-at fault f, let the transition < I T ; A T ; D T ; O T >be one corrupted by f. The rst step is to transfer the CUT from the reset state to the source state of the erroneous transition A T . In a preprocessing phase the distances, from the reset state, of all the (reachable) states in the FSM are computed. The justication sequence is generated in reverse from state A T to the reset state. Once the CUT is in state A T , the test transition is exercised by applying the vector I T . I f the fault corrupts the output produced on the transition, TPG is complete. If, however, the fault only causes an erroneous next state, this error has to be propagated to the outputs of the circuit. Let the erroneous next state in the presence of the fault be F T . A state pair dierentiation sequence [2] for states D T and F T will propagate the errors in the internal state. As in [2] , We use a breadth-rst search algorithm to generate such a sequence.
The functional description of the CUT may only enumerate transitions for those states reachable from the reset state. The state F T may not be one such state. Hence, it is possible that the transitions from the erroneous next state F T may not be enumerated in the STT. Transitions from state F T are enumerated using logic simulation. This approach minimizes computation (and the memory used) in two w a ys: 1) Transitions from states not reachable from the reset state are enumerated only as required, 2) The input vectors used for F T are only those used in transitions dened for D T . P arallel pattern evaluation was also used to enumerate the transitions from F T . Note that as in [2] , in all cases the fault-free CUT is used for error propagation. Ideally, one must use the faulty CUT [3, 4] . Hence, fault simulation is required to verify if the target fault is detected by the sequence generated. In our experience we h a v e found, as have others, this to be nearly always true.
B Fault Simulation
Sequential circuit fault simulation has received signicant attention. Recent results include the development o f the PROOFS fault simulator [10] . Parallel pattern single fault propagation (PPSFP) is a technique used, in general, to simulate combinational logic circuits [7] . The fault propagation techniques in PPSFP can also be used with parallel fault simulation. Consider the simulation of a v ector V and W (single or multiple) faults. The vector V is logic simulated and the good circuit values are stored at every wire in the circuit. Let the set of faulty gates be N f . Ideally, only those gates whose outputs could potentially be dierent in the good and one or more of the W faulty circuits should be evaluated. At each stage of the simulation, let G ev be the set of gates remaining to be evaluated in the fault simulation. Initially, G ev consists of the set N f of faulty gates. Now, when a gate gG ev is scheduled for evaluation, if the output of gate g in any one of W circuits is dierent from that in the fault-free circuit, the gates on the fanout of g are added to the G ev . Once a gate in G ev is evaluated, it is removed from G ev . Simulation stops when G ev is empty or when all faults have been detected. G ev is empty only when the activity i n all faulty circuits becomes identical to that of the good circuit. A simple event driven logic simulator can be used to implement propagation-based parallel fault simulation. In a logic simulator an event is dened to be a logic transition on a wire. In the context of enhanced parallel fault simulation, an event is said to occur when the signal values in the good and a faulty circuit dier.
This technique can be extended to sequential circuits. Let the sequence of vectors to be simulated be fV 0 ,V 1 ,: : : , V k g . Denote the set of gates remaining to be evaluated at each stage in the simulation of vector V i by G i ev . First, all the vectors in the sequence are logic simulated on the good circuit. The node values in the good circuit for each v ector in the sequence are stored. The storage requirements are minimized by storing the data in a bit-packed format. Recall that the states of the various faulty circuits have also to be tracked. If a reset signal exists, the initial states of the good and all faulty circuits are set to the reset state. For V 0 , the present states in the good and all faulty circuits are identical. Hence, V 0 can be simulated as described above However, for V 1 , the values on the present state lines in a faulty circuit may dier from those in the fault-free circuit. Without the loss of any generality, assume that for one of the W faults, fault f on gate G f , the signal value on some present state line ps diers from that in the good circuit. Then, for vector V 1 , the fault f is actually treated as the multifault f [ ps. In addition to gate G f , all the gates on the fanout of ps will also have t o b e placed in G 1 ev prior to the start of the simulation. In fact, G 1 ev initially consists of the set of gates N f [ G N , where G N is the set of the gates on the fanout of all present state lines which h a v e a dierent v alue from that of the good circuit in any one of the W faulty circuits being simulated. The simulation for a vector V i ends when G i ev becomes a null set or all the W faults have been detected. To further reduce the number of gate evaluations, once a fault being simulated is detected, the logic values in the faulty circuit are forced to be identical to those in the good circuit. Thus, no gate associated exclusively with a detected fault can again be added to the set of gates to be simulated. The simulation for the sequence ends when all the k vectors have been simulated or when all faults have been detected.
C Results
The performance of the TPG system was evaluated on the ISCAS [11] set of benchmarks. Readers are referred to [11] for benchmark circuit statistics. The results, generated on a Pentium-based computer, are shown in Tables III and IV. Statistics have also been gathered for partially enumerated state transition tables with partially specied transitions. In such tables, a transition fault is not guaranteed to be found for every target stuck-at fault. The translation time includes successful as well as unsuccessful fault translation eorts. In all cases, time limits have been set on each phase of the TPG process. Table V compares our multi-level TPG technique with the method in [5] (the symbol \-" indicates the unavailability of data). Eective fault coverages are used when the complete state table is available. Unlike the techniques used in [5] fault extraction has the added advantage of redundancy identication when the complete state table is available. Experimental results presented in [3, 4, 6] are limited to the MCNC benchmark set [12] . While a direct comparison is not possible, it is worth noting that the circuits in that set are smaller than those listed in Table III The substantial benets oered by using propagation techniques in parallel fault simulation are shown in Table VI. The percentage decrease in the numb e r o f e v aluations is higher for larger circuits. The percentage decrease in the number of evaluations is signicantly higher than the percentage decrease in the simulation time. In our implementation, the fault simulator visits every gate in the circuit to check i f i t i s t o b e e v aluated. The number of gate visits is shown in column 2. When the number of actual gate evaluations is very low, the cost of visiting We h a v e presented new techniques for the fast translation of gate level faults to functional faults. These methods use parallel pattern evaluation, multiple valued logic simulation, early abort detection and novel gate-based fault translation techniques. These techniques were incorporated int o a m ulti-level TPG system for sequential circuits. A very signicant decrease in the time needed to translate faults was obtained. The fast translation techniques enabled the system to generate functional test sets for circuits much larger than those addressed by previous functional algorithms. We also presented new fault simulation techniques for sequential circuits.
